chip, w_hich has several cm square areas. The process margin for SEG can be widen by designing of mask region. It is thought that the time until the threshold density of silicon atoms to form nuclei is longer on small mask area than large one, because an atom on small mask fall out of mask easier than on large one. Rectangle mask should be used for getting the margin of selectivity more than square mask, because silicon atoms on mask region fall out easily on short side.
With sufficiently small mask pattern, silicon nucleation can be completely suppressed. Fig.6 indicates that nucleation never occur near the mask edge. The distance of the nucleation free region can be estimated as shown in Fig.7 . It is surmised that the distance of silicon nucleation-free from mask edge is 1.4mm under this deposition condition. [6] . BuIk (1.5pm)-300s (3.0pm), and the mask area is 30mm. ffi indicates perfectADM (all bits were fully functional). 
Fabrication of MOS device on SOVBulk hybrid wafer

